


80C186EA/80C188EA AND 80L186EA/80L188EA 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS

- 80C186 Upgrade for Power Critical Applications
- **■** Fully Static Operation
- True CMOS Inputs and Outputs
- Integrated Feature Set
 - Static 186 CPU Core
 - Power Save, Idle and Powerdown Modes
 - Clock Generator
 - 2 Independent DMA Channels
 - 3 Programmable 16-Bit Timers
 - Dynamic RAM Refresh Control Unit
 - Programmable Memory and
 Peripheral Chip Select Logic
 - Programmable Wait State Generator
 - Local Bus Controller
 - System-Level Testing Support (High Impedance Test Mode)
- Speed Versions Available (5V):
 - 25 MHz (80C186EA25/80C188EA25)
 - 20 MHz (80C186EA20/80C188EA20)
 - 13 MHz (80C186EA13/80C188EA13)

- Speed Versions Available (3V):
 - 13 MHz (80L186EA13/80L188EA13)
 - -- 8 MHz (80L186EA8/80L188EA8)
 - Direct Addressing Capability to 1 Mbyte Memory and 64 Kbyte I/O
 - Supports 80C187 Numeric Coprocessor Interface (80C186EA only)
 - Available in the Following Packages:
 - -- 68-Pin Plastic Leaded Chip Carrier (PLCC)
 - 80-Pin EIAJ Quad Flat Pack (QFP)
 - 80-Pin Shrink Quad Flat Pack (SQFP)
 - Available in Extended Temperature Range (-40°C to +85°C)

The 80C186EA is a CHMOS high integration embedded microprocessor. The 80C186EA includes all of the features of an "Enhanced Mode" 80C186 while adding the additional capabilities of Idle and Powerdown Modes. In Numerics Mode, the 80C186EA interfaces directly with an 80C187 Numerics Coprocessor.



272432-1

October 1995 Order Number: 272432-003

4826175 0161939 439



80C186EA/80C188EA AND 80L186EA/80L188EA 16-Bit High Integration Embedded Processor

CONTENTS	PAGE	CONTENTS	PAGE
INTRODUCTION	1-85	PACKAGE THERMAL SPECIFICATIONS	1 101
80C186EA CORE ARCHITECTUR	IE 1-85		
Bus Interface Unit	1-85	ELECTRICAL SPECIFICATIO	
Clock Generator	1-85	Absolute Maximum Ratings	
80C186EA PERIPHERAL		Recommended Connections .	1-102
ARCHITECTURE	1-86	DC SPECIFICATIONS	1-103
Interrupt Control Unit	1-86	I _{CC} versus Frequency and Volta	age 1-105
Timer/Counter Unit	1-86	PDTMR Pin Delay Calculation	1-105
DMA Control Unit	1-88	AC SPECIFICATIONS	1-106
Chip-Select Unit	1-88	AC Characteristics—80C186EA	
Refresh Control Unit		AC Characteristics—80L186EA	
Power Management		Relative Timings	
80C187 Interface (80C186EA Only)			
ONCE Test Mode	1-89	AC TEST CONDITIONS	1-111
DIFFERENCES BETWEEN THE		AC TIMING WAVEFORMS	1-111
80C186XL AND THE 80C186EA		DERATING CURVES	1-114
Pinout Compatibility			
Operating Modes		RESET	1-114
TTL vs CMOS Inputs		BUS CYCLE WAVEFORMS	1-117
Timing Specifications	1-89	EXECUTION TIMINGS	1-124
PACKAGE INFORMATION	1-90		
Prefix Identification	1-90	INSTRUCTION SET SUMMAR	l Y 1-125
Pin Descriptions		REVISION HISTORY	1-131
80C186EA Pinout	1-96	EDDATA	1 101






Figure 1. 80C186EA/80C188EA Block Diagram

1-84 4826175 0161941 097



INTRODUCTION

Unless specifically noted, all references to the 80C186EA apply to the 80C188EA, 80L186EA, and 80L188EA. References to pins that differ between the 80C186EA/80L186EA and the 80C188EA/80L188EA are given in parentheses. The "L" in the part number denotes low voltage operation. Physically and functionally, the "C" and "L" devices are identical.

The 80C186EA is the second product in a new generation of low-power, high-integration microprocessors. It enhances the existing 80C186XL family by offering new features and operating modes. The 80C186EA is object code compatible with the 80C186XL embedded processor.

The 80L186EA is the 3V version of the 80C186EA. The 80L186EA is functionally identical to the 80C186EA embedded processor. Current 80C186EA customers can easily upgrade their designs to use the 80L186EA and benefit from the reduced power consumption inherent in 3V operation.

The feature set of the 80C186EA/80L186EA meets the needs of low-power, space-critical applications. Low-power applications benefit from the static design of the CPU core and the integrated peripherals as well as low voltage operation. Minimum current consumption is achieved by providing a Powerdown Mode that halts operation of the device, and freezes the clock circuits. Peripheral design enhancements ensure that non-initialized peripherals consume little current.

Space-critical applications benefit from the integration of commonly used system peripherals. Two flexible DMA channels perform CPU-independent data transfers. A flexible chip select unit simplifies memory and peripheral interfacing. The interrupt unit provides sources for up to 128 external interrupts and will prioritize these interrupts with those generated from the on-chip peripherals. Three general purpose timer/counters round out the feature set of the 80C186EA.

Figure 1 shows a block diagram of the 80C186EA/80C188EA. The Execution Unit (EU) is an enhanced 8086 CPU core that includes: dedicated hardware to speed up effective address calculations, enhance execution speed for multiple-bit shift and rotate instructions and for multiply and divide instructions, string move instructions that operate at full bus bandwidth, ten new instructions, and static operation. The Bus Interface Unit (BIU) is the same as that found on the original 80C186 family products. An independent internal bus is used to allow communication between the BIU and internal peripherals.

80C186EA CORE ARCHITECTURE

Bus Interface Unit

The 80C186EA core incorporates a bus controller that generates local bus control signals. In addition, it employs a HOLD/HLDA protocol to share the local bus with other bus masters.

The bus controller is responsible for generating 20 bits of address, read and write strobes, bus cycle status information and data (for write operations) information. It is also responsible for reading data off the local bus during a read operation. SRDY and ARDY input pins are provided to extend a bus cycle beyond the minimum four states (clocks).

The local bus controller also generates two control signals ($\overline{\text{DEN}}$ and $\text{DT}/\overline{\text{R}}$) when interfacing to external transceiver chips. This capability allows the addition of transceivers for simple buffering of the mulitplexed address/data bus.

Clock Generator

The processor provides an on-chip clock generator for both internal and external clock generation. The clock generator features a crystal oscillator, a divide-by-two counter, and two low-power operating modes.

The oscillator circuit is designed to be used with either a **parallel resonant** fundamental or third-overtone mode crystal network. Alternatively, the oscillator circuit may be driven from an external clock source. Figure 2 shows the various operating modes of the oscillator circuit.

The crystal or clock frequency chosen must be twice the required processor operating frequency due to the internal divide-by-two counter. This counter is used to drive all internal phase clocks and the external CLKOUT signal. CLKOUT is a 50% duty cycle processor clock and can be used to drive other system components. All AC timings are referenced to CLKOUT.

The following parameters are recommended when choosing a crystal:

Temperature Range: Application Specific ESR (Equivalent Series Resistance): 60Ω max C0 (Shunt Capacitance of Crystal): 7.0 pF max C_L (Load Capacitance): 20 pF \pm 2 pF Drive Level: 2 mW max

PRELIMINARY

🖿 4826175 0161942 T23 🖷






Figure 2. Clock Configurations

80C186EA PERIPHERAL ARCHITECTURE

The 80C186EA has integrated several common system peripherals with a CPU core to create a compact, yet powerful system. The integrated peripherals are designed to be flexible and provide logical interconnections between supporting units (e.g., the interrupt control unit supports interrupt requests from the timer/counters or DMA channels).

The list of integrated peripherals include:

- · 4-Input Interrupt Control Unit
- 3-Channel Timer/Counter Unit
- 2-Channel DMA Unit
- 13-Output Chip-Select Unit
- Refresh Control Unit
- · Power Management logic

The registers associated with each integrated periheral are contained within a 128 x 16 register file called the Peripheral Control Block (PCB). The PCB can be located in either memory or I/O space on any 256 byte address boundary.

Figure 3 provides a list of the registers associated with the PCB when the processor's Interrupt Control Unit is in Master Mode. In Slave Mode, the definitions of some registers change. Figure 4 provides register definitions specific to Slave Mode.

Interrupt Control Unit

The 80C186EA can receive interrupts from a number of sources, both internal and external. The Interrupt Control Unit (ICU) serves to merge these requests on a priority basis, for individual service by the CPU. Each interrupt source can be independently masked by the Interrupt Control Unit or all interrupts can be globally masked by the CPU.

Internal interrupt sources include the Timers and DMA channels. External interrupt sources come from the four input pins INT3:0. The NMI interrupt pin is not controlled by the ICU and is passed directly to the CPU. Although the timers only have one request input to the ICU, separate vector types are generated to service individual interrupts within the Timer Unit.

Timer/Counter Unit

The 80C186EA Timer/Counter Unit (TCU) provides three 16-bit programmable timers. Two of these are highly flexible and are connected to external pins for control or clocking. A third timer is not connected to any external pins and can only be clocked internally. However, it can be used to clock the other two timer channels. The TCU can be used to count external events, time external events, generate non-repetitive waveforms, generate timed interrupts, etc.

■■ 4A26175 O161943 96T **■**■



PCB Offset	Function		
00H	Reserved		
02H	Reserved		
04H	Reserved		
06H	Reserved		
08H	Reserved		
0AH	Reserved		
0CH	Reserved		
0EH	Reserved		
10H	Reserved		
12H	Reserved		
14H	Reserved		
16H	Reserved		
18H	Reserved		
1AH	Reserved		
1CH	Reserved		
1EH	Reserved		
20H	Reserved		
22H	End of Interrupt		
24H	Poll .		
26H	Poll Status		
28H	Interrupt Mask		
2AH	Priority Mask		
2CH	In-Service		
2EH	Interrupt Request		
30H	Interrupt Status		
32H	Timer Control		
34H	DMA0 Int. Control		
36H	DMA1 Int. Control		
38H	INT0 Control		
зан	INT1 Control		
зсн	INT2 Control		
3EH	INT3 Control		

PCB Offset	Function			
40H	Reserved			
42H	Reserved			
44H	Reserved			
46H	Reserved			
48H	Reserved			
4AH	Reserved			
4CH	Reserved			
4EH	Reserved			
50H	Timer 0 Count			
52H	Timer 0 Compare A			
54H	Timer 0 Compare B			
56H	Timer 0 Control			
58H	Timer 1 Count			
5AH	Timer 1 Compare A			
5CH	Timer 1 Compare B			
5EH	Timer 1 Control			
60H	Timer 2 Count			
62H	Timer 2 Compare			
64H	Reserved			
66H	Timer 2 Control			
68H	Reserved			
6AH	Reserved			
6CH	Reserved			
6EH	Reserved			
70H	Reserved			
72H	Reserved			
74H	Reserved			
76H	Reserved			
78H	Reserved			
7AH	Reserved			
7CH	Reserved			
7EH	Reserved			

PCB Offset	Function
80H	Reserved
82H	Reserved
84H	Reserved
86H	Reserved
88H	Reserved
HA8	Reserved
8CH	Reserved
8EH	Reserved
90H	Reserved
92H	Reserved
94H	Reserved
96H	Reserved
98H	Reserved
9AH	Reserved
9CH	Reserved
9EH	Reserved
A0H	UMCS
A2H	LMCS
A4H	PACS
A6H	MMCS
A8H	MPCS
AAH	Reserved
ACH	Reserved
AEH	Reserved
ВОН	Reserved
В2Н	Reserved
B4H	Reserved
В6Н	Reserved
ввн	Reserved
BAH	Reserved
всн	Reserved
BEH	Reserved

PCB Offset	Function
COH	DMA0 Src. Lo
C2H	DMA0 Src. Hi
C4H	DMA0 Dest. Lo
C6H	DMA0 Dest. Hi
C8H	DMA0 Count
CAH	DMA0 Control
CCH	Reserved
CEH	Reserved
D0H	DMA1 Src. Lo
D2H	DMA1 Src. Hi
D4H	DMA1 Dest. Lo
D6H	DMA1 Dest. Hi
D8H	DMA1 Count
DAH	DMA1 Control
DCH	Reserved
DEH	Reserved
E0H	Refresh Base
E2H	Refresh Time
E4H	Refresh Control
E6H	Reserved
E8H	Reserved
EAH	Reserved
ECH	Reserved
EEH	Reserved
F0H	Power-Save
F2H	Power Control
F4H	Reserved
F6H	Step ID
F8H	Reserved
FAH	Reserved
FCH	Reserved
FEH	Relocation

Figure 3. Peripheral Control Block Registers



РСВ	F			
Offset	Function			
20H	Interrupt Vector			
22H	Specific EOI			
24H	Reserved			
26H	Reserved			
28H	Interrupt Mask			
2AH	Priority Mask			
2C	In-Service			
2E	Interrupt Request			
30	Interrupt Status			
32	TMR0 Interrupt Control			
34	DMA0 Interrupt Control			
36	DMA1 Interrupt Control			
38	TMR1 Interrupt Control			
3A	TMR2 Interrupt Control			
3C	Reserved			
3E	Reserved			

Figure 4. 80C186EA Slave Mode Peripheral Control Block Registers

DMA Control Unit

The 80C186EA DMA Contol Unit provides two independent high-speed DMA channels. Data transfers can occur between memory and I/O space in any combination: memory to memory, memory to I/O, I/O to I/O or I/O to memory. Data can be transferred either in bytes or words. Transfers may proceed to or from either even or odd addresses, but even-aligned word transfers proceed at a faster rate. Each data transfer consumes two bus cycles (a minimum of eight clocks), one cycle to fetch data and the other to store data. The chip-select/ready logic may be programmed to point to the memory or I/O space subject to DMA transfers in order to provide hardware chip select lines. DMA cycles run at higher priority than general processor execution cycles.

Chip-Select Unit

The 80C186EA Chip-Select Unit integrates logic which provides up to 13 programmable chip-selects to access both memories and peripherals. In addition, each chip-select can be programmed to automatically terminate a bus cycle independent of the condition of the SRDY and ARDY input pins. The chip-select lines are available for all memory and I/O bus cycles, whether they are generated by the CPU, the DMA unit, or the Refresh Control Unit.

Refresh Control Unit

The Refresh Control Unit (RCU) automatically generates a periodic memory read bus cycle to keep dynamic or pseudo-static memory refreshed. A 9-bit counter controls the number of clocks between refresh requests.

A 9-bit address generator is maintained by the RCU with the address presented on the A9:1 address lines during the refresh bus cycle. Address bits A19:13 are programmable to allow the refresh address block to be located on any 8 Kbyte boundary.

Power Management

The 80C186EA has three operational modes to control the power consumption of the device. They are Power Save Mode, Idle Mode, and Powerdown Mode.

Power Save Mode divides the processor clock by a programmable value to take advantage of the fact that current is linearly proportional to frequency. An unmasked interrupt, NMI, or reset will cause the 80C186EA to exit Power Save Mode.

Idle Mode freezes the clocks of the Execution Unit and the Bus Interface Unit at a logic zero state while all peripherals operate normally.

Powerdown Mode freezes all internal clocks at a logic zero level and disables the crystal oscillator. All internal registers hold their values provided $V_{\rm CC}$ is maintained. Current consumption is reduced to transistor leakage only.



80C187 Interface (80C186EA Only)

The 80C187 Numerics Coprocessor may be used to extend the 80C186EA instruction set to include floating point and advanced integer instructions. Connecting the 80C186EA RESOUT and TEST/BUSY pins to the 80C187 enables Numerics Mode operation. In Numerics Mode, three of the four Mid-Range Chip Select (MCS) pins become handshaking pins for the interface. The exchange of data and control information proceeds through four dedicated I/O ports.

If an 80C187 is not present, the 80C186EA configures itself for regular operation at reset.

NOTE

The 80C187 is not specified for 3V operation and therefore does not interface directly to the 80L186EA.

ONCE Test Mode

To facilitate testing and inspection of devices when fixed into a target system, the 80C186EA has a test mode available which forces all output and input/output pins to be placed in the high-impedance state. ONCE stands for "ON Circuit Emulation". The ONCE mode is selected by forcing the UCS and LCS pins LOW (0) during a processor reset (these pins are weakly held to a HIGH (1) level) while RESIN is active.

DIFFERENCES BETWEEN THE 80C186XL AND THE 80C186EA

The 80C186EA is intended as a direct functional upgrade for 80C186XL designs. In many cases, it will be possible to replace an existing 80C186XL with little or no hardware redesign. The following sections describe differences in pinout, operating modes, and AC and DC specifications to keep in mind.

Pinout Compatibility

The 80C186EA requires a PDTMR pin to time the processor's exit from Powerdown Mode. The original pin arrangement for the 80C186XL in the PLCC package did not have any spare leads to use for PDTMR, so the DT/ \overline{R} pin was sacrificed. The arrangement of all the other leads in the 68-lead PLCC is identical between the 80C186XL and the 80C186EA. DT/ \overline{R} may be synthesized by latching the $\overline{S}1$ status output. Therefore, upgrading a PLCC 80C186XL to PLCC 80C186EA is straightforward.

80C186EA/80C188EA, 80L186EA/80L188EA

The 80-lead QFP (EIAJ) pinouts are different between the 80C186XL and the 80C186EA. In addition to the PDTMR pin, the 80C186EA has more power and ground pins and the overall arrangement of pins was shifted. A new circuit board layout for the 80C186EA is required.

Operating Modes

The 80C186XL has two operating modes, Compatible and Enhanced. Compatible Mode is a pin-to-pin replacement for the NMOS 80186, except for numerics coprocessing. In Enhanced Mode, the processor has a Refresh Control Unit, the Power-Save feature and an interface to the 80C187 Numerics Coprocessor. The MCSO, MCS1, and MCS3 pins change their functions to constitute handshaking pins for the 80C187.

The 80C186EA allows all non-80C187 users to use all the MCS pins for chip-selects. In regular operation, all 80C186EA features (including those of the Enhanced Mode 80C186) are present except for the interface to the 80C187. Numerics Mode disables the three chip-select pins and reconfigures them for connection to the 80C187.

TTL vs CMOS Inputs

The inputs of the 80C186EA are rated for CMOS switching levels for improved noise immunity, but the 80C186XL inputs are rated for TTL switching levels. In particular, the 80C186EA requires a minimum V_{IH} of 3.5V to recognize a logic one while the 80C186XL requires a minimum V_{IH} of only 1.9V (assuming 5.0V operation). The solution is to drive the 80C186EA with true CMOS devices, such as those from the HC and AC logic families, or to use pullup resistors where the added current draw is not a problem.

Timing Specifications

80C186EA timing relationships are expressed in a simplified format over the 80C186XL. The AC performance of an 80C186EA at a specified frequency will be very close to that of an 80C186XL at the same frequency. Check the timings applicable to your design prior to replacing the 80C186XL.

PRELIMINARY

4826175 0161946 679



PACKAGE INFORMATION

This section describes the pins, pinouts, and thermal characteristics for the 80C186EA in the Plastic Leaded Chip Carrier (PLCC) package, Shrink Quad Flat Pack (SQFP), and Quad Flat Pack (QFP) package. For complete package specifications and information, see the Intel Packaging Outlines and Dimensions Guide (Order Number: 231369).

With the extended temperature range operational characteristics are guaranteed over a temperature range corresponding to -40° C to $+85^{\circ}$ C ambient. Package types are identified by a two-letter prefix to the part number. The prefixes are listed in Table 1.

Table 1. Prefix Identification

i da la companya da companya d								
Prefix	Note	Package Type	Temperature Range					
TN		PLCC	Extended					
TS		QFP (EIAJ)	Extended					
SB	1	SQFP	Extended/Commercial					
N	1	PLCC	Commercial					
S	1	QFP (EIAJ)	Commercial					

NOTE:

 The 25 MHz version is only available in commercial temperature range corresponding to 0°C to +70°C ambient.

Pin Descriptions

Each pin or logical set of pins is described in Table 3. There are three columns for each entry in the Pin Description Table.

The **Pin Name** column contains a mnemonic that describes the pin function. Negation of the signal name (for example, RESIN) denotes a signal that is active low.

The **Pin Type** column contains two kinds of information. The first symbol indicates whether a pin is power (P), ground (G), input only (I), output only (O) or

input/output (I/O). Some pins have multiplexed functions (for example, A19/S6). Additional symbols indicate additional characteristics for each pin. Table 3 lists all the possible symbols for this column.

The **Input Type** column indicates the type of input (asynchronous or synchronous).

Asynchronous pins require that setup and hold times be met only in order to guarantee recognition at a particular clock edge. Synchronous pins require that setup and hold times be met to guarantee proper operation. For example, missing the setup or hold time for the SRDY pin (a synchronous input) will result in a system failure or lockup. Input pins may also be edge- or level-sensitive. The possible characteristics for input pins are S(E), S(L), A(E) and A(L).

The **Output States** column indicates the output state as a function of the device operating mode. Output states are dependent upon the current activity of the processor. There are four operational states that are different from regular operation: bus hold, reset, Idle Mode and Powerdown Mode. Appropriate characteristics for these states are also indicated in this column, with the legend for all possible characteristics in Table 2.

The **Pin Description** column contains a text description of each pin.

As an example, consider AD15:0. I/O signifies the pins are bidirectional. S(L) signifies that the input function is synchronous and level-sensitive. H(Z) signifies that, as outputs, the pins are high-impedance upon acknowledgement of bus hold. R(Z) signifies that the pins float during reset. P(X) signifies that the pins retain their states during Powerdown Mode.

4826175 0161947 505



Table 2. Pin Description Nomenclature

Symbol	Description
Р	Power Pin (Apply + V _{CC} Voltage)
G	Ground (Connect to V _{SS})
1	Input Only Pin
0	Output Only Pin
1/0	Input/Output Pin
S(E)	Synchronous, Edge Sensitive
S(L)	Synchronous, Level Sensitive
A(E)	Asynchronous, Edge Sensitive
A(L)	Asynchronous, Level Sensitive
H(1)	Output Driven to V _{CC} during Bus Hold
H(0)	Output Driven to V _{SS} during Bus Hold
H(Z)	Output Floats during Bus Hold
H(Q)	Output Remains Active during Bus Hold
H(X)	Output Retains Current State during Bus Hold
R(WH)	Output Weakly Held at V _{CC} during Reset
R(1)	Output Driven to V _{CC} during Reset
R(0)	Output Driven to V _{SS} during Reset
R(Z)	Output Floats during Reset
R(Q)	Output Remains Active during Reset
R(X)	Output Retains Current State during Reset
1(1)	Output Driven to V _{CC} during Idle Mode
1(0)	Output Driven to V _{SS} during Idle Mode
I(Z)	Output Floats during Idle Mode
I(Q)	Output Remains Active during Idle Mode
I(X)	Output Retains Current State during Idle Mode
P(1)	Output Driven to V _{CC} during Powerdown Mode
P(0)	Output Driven to VSS during Powerdown Mode
P(Z)	Output Floats during Powerdown Mode
P(Q)	Output Remains Active during Powerdown Mode
P(X)	Output Retains Current State during Powerdown Mode



Table 3. Pin Descriptions

Pin Name	Pin Type	input Type	Output States	Description
Vcc	Р			POWER connections consist of six pins which must be shorted externally to a V _{CC} board plane.
V _{SS}	G			GROUND connections consist of five pins which must be shorted externally to a V _{SS} board plane.
CLKIN	I	A(E)		CLock INput is an input for an external clock. An external oscillator operating at two times the required processor operating frequency can be connected to CLKIN. For crystal operation, CLKIN (along with OSCOUT) are the crystal connections to an internal Pierce oscillator.
OSCOUT	0		H(Q) R(Q) P(Q)	OSCillator OUTput is only used when using a crystal to generate the external clock. OSCOUT (along with CLKIN) are the crystal connections to an internal Pierce oscillator. This pin is not to be used as 2X clock output for non-crystal applications (i.e., this pin is N.C. for non-crystal applications). OSCOUT does not float in ONCE mode.
CLKOUT	0		H(Q) R(Q) P(Q)	CLock OUTput provides a timing reference for inputs and outputs of the processor, and is one-half the input clock (CLKIN) frequency. CLKOUT has a 50% duty cycle and transistions every falling edge of CLKIN.
RESIN		A(L)		RESet IN causes the processor to immediately terminate any bus cycle in progress and assume an initialized state. All pins will be driven to a known state, and RESOUT will also be driven active. The rising edge (low-to-high) transition synchronizes CLKOUT with CLKIN before the processor begins fetching opcodes at memory location 0FFFF0H.
RESOUT	0		H(0) R(1) P(0)	RESet OUTput that indicates the processor is currently in the reset state. RESOUT will remain active as long as RESIN remains active. When tied to the TEST/BUSY pin, RESOUT forces the 80C186EA into Numerics Mode.
PDTMR	1/0	A(L)	H(WH) R(Z) P(1)	Power-Down TiMeR pin (normally connected to an external capacitor) that determines the amount of time the processor waits after an exit from power down before resuming normal operation. The duration of time required will depend on the startup characteristics of the crystal oscillator.
NMI	ı	A(E)		Non-Maskable Interrupt input causes a Type 2 interrupt to be serviced by the CPU. NMI is latched internally.
TEST/BUSY (TEST)	1 .	A(E)		TEST/BUSY is sampled upon reset to determine whether the 80C186EA is to enter Numerics Mode. In regular operation, the pin is TEST. TEST is used during the execution of the WAIT instruction to suspend CPU operation until the pin is sampled active (low). In Numerics Mode, the pin is BUSY. BUSY notifies the 80C186EA of 80C187 Numerics Coprocessor activity.
AD15:0 (AD7:0)	1/0	S(L)	H(Z) R(Z) P(X)	These pins provide a multiplexed Address and Data bus. During the address phase of the bus cycle, address bits 0 through 15 (0 through 7 on the 8-bit bus versions) are presented on the bus and can be latched using ALE. 8- or 16-bit data information is transferred during the data phase of the bus cycle.

NOTE:

Pin names in parentheses apply to the 80C188EA and 80L188EA.

■ 4826175 0161949 388 ■



Table 3. Pin Descriptions (Continued)

Pin Name	Pin Type	Input Type	Output States	Description			
A18:16 A19/S6-A16 (A19-A8)	0		H(Z) R(Z) P(X)	These pins provide multiplexed Address during the address phase of the bus cycle. Address bits 16 through 19 are presented on these pins and can be latched using ALE. A18:16 are driven to a logic 0 during the data phase of the bus cycle. On the 8-bit bus versions, A15–A8 provide valid address information for the entire bus cycle. Also during the data phase, S6 is driven to a logic 0 to indicate a CPU-initiated bus cycle or logic 1 to indicate a DMA-initiated bus cycle or a refresh cycle.			
S2:0	0		H(Z) R(Z)	Bus tran:	cycle sactio	Status a	are encoded on these pins to provide bus lation. S2:0 are encoded as follows:
			P(1)	<u>52</u>	<u>S1</u>	<u>50</u>	Bus Cycle Initiated
			-	0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1	Interrupt Acknowledge Read I/O Write I/O Processor HALT Queue Instruction Fetch Read Memory Write Memory Passive (no bus activity)
ALE/QS0	0		H(0) R(0) P(0)	Address Latch Enable output is used to strobe address information into a transparent type latch during the address phase of the bus cycle. In Queue Status Mode, QS0 provides queue status information along with QS1.			transparent type latch during the address cycle. In Queue Status Mode, QS0 provides
BHE (RFSH)	0		H(Z) R(Z) P(X)	Byte High Enable output to indicate that the bus cycle in progress is transferring data over the upper half of the data bus. BHE and A0 have the following logical encoding:			
				A	0	BHE	Encoding (For 80C186EA/80L186EA Only)
				On 1			Word Transfer Even Byte Transfer Odd Byte Transfer Refresh Operation //80L188EA, RFSH is asserted low to
RD/QSMD	0		H(Z) R(WH) P(1)	ReaD output signals that the accessed memory or I/O dev			als that the accessed memory or I/O device formation onto the data bus. Upon reset, this te function. As QSMD, it enables Queue on grounded. In Queue Status Mode, the A/QS1 pins provide the following information
				Q	S1	QS0	Queue Operation
					0 0 1 1	0 1 1 0	No Queue Operation First Opcode Byte Fetched from the Queue Subsequent Byte Fetched from the Queue Empty the Queue

NOTE

Pin names in parentheses apply to the 80C188EA and 80L188EA.

PRELIMINARY

■ 4826175 0161950 OTT ■

80C186EA/80C188EA, 80L186EA/80L188EA



Table 3. Pin Descriptions (Continued)

Pin	Pin	Input	Output	Description
Name	Туре	Type	States	Description
WR/QS1	0		H(Z) R(Z) P(1)	WRite output signals that data available on the data bus are to be written into the accessed memory or I/O device. In Queue Status Mode, QS1 provides queue status information along with QS0.
ARDY	t	A(L) S(L)	:	Asychronous ReaDY is an input to signal for the end of a bus cycle. ARDY is asynchronous on rising CLKOUT and synchronous on falling CLKOUT. ARDY or SRDY must be active to terminate any processor bus cycle, unless they are ignored due to correct programming of the Chip Select Unit.
SRDY	1	S(L)		Synchronous ReaDY is an input to signal for the end of a bus cycle. ARDY or SRDY must be active to terminate any processor bus cycle, unless they are ignored due to correct programming of the Chip Select Unit.
DEN	0	H(Z) R(Z) P(1)		Data ENable output to control the enable of bidirectional transceivers when buffering a system. DEN is active only when data is to be transferred on the bus.
DT/Ā	0		H(Z) R(Z) P(X)	Data Transmit/Receive output controls the direction of a bi- directional buffer in a buffered system. DT/\overline{R} is only available on the QFP (EIAJ) package and the SQFP package.
LOCK	0		H(Z) R(WH) P(1)	LOCK output indicates that the bus cycle in progress is not to be interrupted. The processor will not service other bus requests (such as HOLD) while LOCK is active. This pin is configured as a weakly held high input while RESIN is active and must not be driven low.
HOLD	-	A(L)		HOLD request input to signal that an external bus master wishes to gain control of the local bus. The processor will relinquish control of the local bus between instruction boundaries not conditioned by a LOCK prefix.
HLDA	0		H(1) R(0) P(0)	HoLD Acknowledge output to indicate that the processor has relinquished control of the local bus. When HLDA is asserted, the processor will (or has) floated its data bus and control signals allowing another bus master to drive the signals directly.
UCS	0		H(1) R(1) P(1)	Upper Chip Select will go active whenever the address of a memory or I/O bus cycle is within the address limitations programmed by the user. After reset, UCS is configured to be active for memory accesses between 0FFC00H and 0FFFFFH. During a processor reset, UCS and LCS are used to enable ONCE Mode.
LCS	0		H(1) R(1) P(1)	Lower Chip Select will go active whenever the address of a memory bus cycle is within the address limitations programmed by the user. LCS is inactive after a reset. During a processor reset, UCS and LCS are used to enable ONCE Mode.

NOTE:

Pin names in parentheses apply to the 80C188EA and 80L188EA.



Table 3. Pin Descriptions (Continued)

Pin Name	Pin Type	Input Type	Output States	Description
MCSO/PEREQ MCS1/ERROR MCS2 MCS3/NCS	I/O	A(L)	H(1) R(1) P(1)	These pins provide a multiplexed function. If enabled, these pins normally comprise a block of Mid-Range Chip Select outputs which will go active whenever the address of a memory bus cycle is within the address limitations programmed by the user. In Numerics Mode (80C186EA only), three of the pins become handshaking pins for the 80C187. The CoProcessor REQuest input signals that a data transfer is pending. ERROR is an input which indicates that the previous numerics coprocessor operation resulted in an exception condition. An interrupt Type 16 is generated when ERROR is sampled active at the beginning of a numerics operation. Numerics Coprocessor Select is an output signal generated when the processor accesses the 80C187.
PCS4:0	0		H(1) R(1) P(1)	Peripheral Chip Selects go active whenever the address of a memory or I/O bus cycle is within the address limitations programmed by the user.
PCS5/A1 PCS6/A2	0		H(1)/H(X) R(1) P(1)	These pins provide a multiplexed function. As additional Peripheral Chip Selects, they go active whenever the address of a memory or I/O bus cycle is within the address limitations by the user. They may also be programmed to provide latched Address A2:1 signals.
T0OUT T1OUT	0		H(Q) R(1) P(Q)	Timer OUTput pins can be programmed to provide a single clock or continuous waveform generation, depending on the timer mode selected.
TOIN T1IN	ı	A(L) A(E)		Timer INput is used either as clock or control signals, depending on the timer mode selected.
DRQ0 DRQ1	1	A(L)		DMA ReQuest is asserted by an external request when it is prepared for a DMA transfer.
INTO INT1/SELECT	l	A(E,L)		Maskable INTerrupt input will cause a vector to a specific Type interrupt routine. To allow interrupt expansion, INTO and/or INT1 can be used with INTA0 and INTA1 to interface with an external slave controller. INT1 becomes SELECT when the ICU is configured for Slave Mode.
INT2/ĪNTAŪ INT3/ĪNTA1/IRQ	1/0	A(E,L)	H(1) R(Z) P(1)	These pins provide multiplexed functions. As inputs, they provide a maskable INTerrupt that will cause the CPU to vector to a specific Type interrupt routine. As outputs, each is programmatically controlled to provide an INTerrupt Acknowledge handshake signal to allow interrupt expansion. INT3/INTA1 becomes IRQ when the ICU is configured for Slave Mode.
N.C.				No Connect. For compatibility with future products, do not connect to these pins.

Pin names in parentheses apply to the 80C188EA and 80L188EA.



80C186EA PINOUT

Tables 4 and 5 list the 80C186EA pin names with package location for the 68-pin Plastic Leaded Chip Carrier (PLCC) component. Figure 9 depicts the complete 80C186EA/80L186EA pinout (PLCC package) as viewed from the top side of the component (i.e., contacts facing down).

Tables 6 and 7 list the 80C186EA pin names with package location for the 80-pin Quad Flat Pack (EIAJ) component. Figure 6 depicts the complete

80C186EA/80C188EA (EIAJ QFP package) as viewed from the top side of the component (i.e., contacts facing down).

Tables 8 and 9 list the 80C186EA/80C188EA pin names with package location for the 80-pin Shrink Quad Flat Pack (SQFP) component. Figure 7 depicts the complete 80C186EA/80C188EA (SQFP) as viewed from the top side of the component (i.e., contacts facing down).

Table 4. PLCC Pin Names with Package Location

Address/Data Bus				
Name	Location			
AD0	17			
AD1	15			
AD2	13			
AD3	11			
AD4	8			
AD5	6			
AD6	4			
AD7	2			
AD8 (A8)	16			
AD9 (A9)	14			
AD10 (A10)	12			
AD11 (A11)	10			
AD12 (A12)	7			
AD13 (A13)	5			
AD14 (A14)	3			
AD15 (A15)	1			
A16	68			
A17	67			
A18	66			
A19/S6	65			

Bus Co	Bus Control				
Name	Location				
ALE/QS0	61				
BHE (RFSH)	64				
<u>50</u>	52				
S1	53				
52	54				
RD/QSMD	62				
WR/QS1	63				
ARDY	55				
SRDY	49				
DEN	39				
LOCK	48				
HOLD	50				
HLDA	51				

Power				
Name	Location			
V_{SS}	26, 60			
V _{CC}	9, 43			

Processor Control					
Name	Location				
RESIN	24				
RESOUT	57				
CLKIN	59				
OSCOUT	58				
CLKOUT	56				
TEST/BUSY	47				
PDTMR	40				
NMI	46				
INT0	45				
INT1/SELECT	44				
INT2/INTAO	42				
INT3/INTA1/	41				
IRQ					

1/0				
Name	Location			
UCS	34			
<u>LCS</u>	33			
MCS0/PEREQ	38			
MCS1/ERROR	37			
MCS2	36			
MCS3/NCS	35			
PCS0	25			
PCS1	27			
PCS2	28			
PCS3	29			
PCS4	30			
PCS5/A1	31			
PCS6/A2	32			
TOOUT	22			
TOIN	20			
T1OUT	23			
T1IN	21			
DRQ0	18			
DRQ1	19			

NOTE:

Pin names in parentheses apply to the 80C188EA/80L188EA.



Table 5. PLCC Package Location with Pin Names

			OU Fackage
Location	Name	Location	Name
1	AD15 (A15)	18	DRQ0
2	AD7	19	DRQ1
3	AD14 (A14)	20	TOIN
4	AD6	21	T1IN
5	AD13 (A13)	22	TOOUT
6	AD5	23	T1OUT
· 7	AD12 (A12)	24	RESIN
8	AD4	25	PCS0
9	Vcc	26	V _{SS}
10	AD11 (A11)	27	PCS1
11	AD3	28	PCS2
12	AD10 (A10)	29	PCS3
13	AD2	30	PCS4
14	AD9 (A9)	31	PCS5/A1
15	AD1	32	PCS6/A2
16	AD8 (A8)	33	LCS
17	AD0	34	UCS

70211011 TILLI I III I III III				
Location	Name			
35	MCS3/NCS			
36	MCS2			
37	MCS1/ERROR			
38	MCS0/PEREQ			
39	DEN			
40	PDTMR			
41	INT3/INTA1/			
	IRQ			
42	INT2/INTA0			
43	Vcc			
44	INT1/SELECT			
45	INT0			
46	NMI			
47	TEST/BUSY			
48	LOCK			
49	SRDY			
50	HOLD			
51	HLDA			

Location	Name
52	<u>\$0</u>
53	<u>জ</u>
54	<u>\$2</u>
55	ARDY
56	CLKOUT
57	RESOUT
58	OSCOUT
59	CLKIN
60	V _{SS}
61	ALE/QS0
62	RD/QSMD
63	WR/QS1
64	BHE (RFSH)
65	A19/S6
66	A18
67	A17
68	A16

NOTE:

Pin names in parentheses apply to the 80C186EA/80L188EA.




Figure 5. 68-Lead PLCC Pinout Diagram

PRELIMINARY

4826175 0161954 745



Table 6. QFP (EIAJ) Pin Names with Package Location

Address/l	Data Bus	Bus Co	ntrol	Processor Control		1/0	
Name	Location	Name	Location	Name	Location	Name	Location
AD0	64	ALE/QS0	10	RESIN	55	UCS	45
AD1	66	BHE (RFSH)	7	RESOUT	18	LCS	46
AD2	68	<u>\$0</u>	23	CLKIN	16	MCS0/PEREQ	40
AD3	70	Sī	22	OSCOUT	17	MCS1/ERROR	41
AD4	74	<u>\$2</u>	21	CLKOUT	19	MCS2	42
AD5	76	RD/QSMD	9	TEST/BUSY	29	MCS3/NCS	43
AD6	78	WR/QS1	8	PDTMR	38	PCS0	54
AD7	80	ARDY	20	NMI	30	PCS1	52
AD8 (A8)	65	SRDY	27	INT0	31	PCS2	51
AD9 (A9)	67	DT/R	37	INT1/SELECT	32	PCS3	50
AD10 (A10)	69	DEN	39	INT2/INTAO	35	PCS4	49
AD11 (A11)	71	LOCK	28	INT3/INTA1/	36	PCS5/A1	48
AD12 (A12)	75	HOLD	26	IRQ		PCS6/A2	47
AD13 (A13)	77	HLDA	25	N.C.	11, 14,	TOOUT	57
AD14 (A14)	79				15, 63	TOIN	59
AD15 (A15)	1			L		T1OUT	56
A16	3			1		T1IN	58
A17	4	Pow	er			DRQ0	61
A18	5	Name	Location			DRQ1	60
A19/S6	6	V _{SS}	12, 13, 24, 53,62				
		V _{CC}	2, 33, 34, 44, 72, 73				

NOTE:

Pin names in parentheses apply to the 80C186EA/80L188EA.



Table 7. QFP (EIAJ) Package Location with Pin Names

Location	Name	Location	Name	Location	Name	Location	Name
1	AD15 (A15)	21	<u>\$2</u>	41	MCS1/ERROR	61	DRQ0
2	Vcc	22	S 1	42	MCS2	62	V _{SS}
3	A16	23	<u>\$0</u>	43	MCS3/NCS	63	N.C.
4	A17	24	V _{SS}	44	Vcc	64	AD0
5	A18	25	HLDA	45	UCS	65	AD8 (A8)
6	A19/S6	26	HOLD	46	LCS	66	AD1
7	BHE (RFSH)	27	SRDY	47	PCS6/A2	67	AD9 (A9)
8	WR/QS1	28	LOCK	48	PCS5/A1	68	AD2
9	RD/QSMD	29	TEST/BUSY	49	PCS4	69	AD10 (A10)
10	ALE/QS0	30	NMI	50	PCS3	70	AD3
11	N.C.	31	INT0	51	PCS2	71	AD11 (A11)
12	V _{SS}	32	INT1/SELECT	52	PCS1	72	Vcc
13	V _{SS}	33	Vcc	53	V _{SS}	73	Vcc
14	N.C.	34	VCC	54	PCS0	74	AD4
15	N.C.	35	INT2/INTAO	55	RESIN	75	AD12 (A12)
16	CLKIN	36	INT3/INTA1/	56	T1OUT	76	AD5
17	OSCOUT		IRQ	57	T0OUT	77	AD13 (A13)
18	RESOUT	37	DT/R	58	T1IN	78	AD6
19	CLKOUT	38	PDTMR	59	TOIN	79	AD14 (A14)
20	ARDY	39	DEN	60	DRQ1	80	AD7
	1	40	MCS0/PEREQ		I		

NOTE: Pin names in parentheses apply to the 80C186EA/80L188EA.




Figure 6. Quad Flat Pack (EIAJ) Pinout Diagram

PRELIMINARY

4826175 0161956 518



Table 8. SQFP Pin Functions with Package Location

AD Bus	3
AD0	1
AD1	3
AD2	6
AD3	8
AD4	12
AD5	14
AD6	16
AD7	18
AD8 (A8)	2
AD9 (A9)	5
AD10 (A10)	7
AD11 (A11)	9
AD12 (A12)	13
AD13 (A13)	15
AD14 (A14)	17
AD15 (A15)	19
A16/S3	21
A17/S4	22
A18/S5	23
A19/S6	24

abic o. oai i i iii i uiici				
Bus Control				
ALE/QS0	29			
BHE/(RFSH)	26			
<u>50</u>	40			
<u>\$1</u>	39			
<u>\$2</u>	38			
RD/QSMD	28			
WR/QS1	27			
ARDY	37			
SRDY	44			
DEN	56			
DT/Ř	54			
LOCK	45			
HOLD	43			
HLDA	42			

No Con	nection
N.C.	4
N.C.	25
N.C.	35
N.C.	72

Processor Control				
RESIN	73			
RESOUT	34			
CLKIN	32			
OSCOUT	33			
CLKOUT	36			
TEST/BUSY	46			
NMI	47			
INT0	48			
INT1/SELECT	49			
INT2/INTAO	52			
INT3/INTA1	53			
POTMR	55			

Power and Ground				
Vcc	10			
Voc	11			
VCC	20			
l V _{CC}	50			
Vcc	51			
Vcc	61			
V _{SS}	30			
V _{SS}	31			
V _{SS}	41			
Vss	70			
Vss	80			

1/0				
UCS	62			
LCS	63			
MCSO/PEREQ	57			
MCS1/ERROR	58			
MCS2	59			
MCS3/NPS	60			
PCS0	71			
PCS1	69			
PCS2	68			
PCS3	67			
PCS4	66			
PCS5/A1	65			
PCS6/A2	64			
TMR IN 0	77			
TMR IN 1	76			
TMR OUT 0	75			
TMR OUT 1	74			
DRQ0	79			
DRQ1	78			

NOTE:

Pin names in parentheses apply to the 80C186EA/80L188EA.

Table 9. SQFP Pin Locations with Pin Names

1	AD0
2	AD8 (A8)
3	AD1
4	N.C.
5	AD9 (A9)
6	AD2
7	AD10 (A10)
8	AD3
9	AD11 (A11)
10	v _{cc}
11	Vcc
12	AD4
13	AD12 (A12)
14	AD5
15	AD13 (A13)
16	AD6
17	AD14 (A14)
18	AD7
19	AD15 (A15)
20	Vcc
NOTE:	

21	A16/S3
22	A17/S4
23	A18/S5
24	A19/S6
25	N.C.
26	BHE/(RFSH)
27	WR/QS1
28	RD/QSMD
29	ALE/QS0
30	V _{SS}
31	V _{SS}
32	X1
33	X2
34	RESET
35	N.C.
36	CLKOUT
37	ARDY
38	<u>52</u>
39	Sī
40	<u>S0</u>

41	V _{SS}
42	HLDA
43	HOLD
44	SRDY
45	LOCK
46	TEST/BUSY
47	NMi
48	INT0
49	INT1/SELECT
50	V _{CC}
51	V _{CC}
52	INT2/INTAO
53	INT3/ÎNTA1
54	DT/R
55	PDTMR
56	DEN
57	MCS0/PEREQ
58	MCS1/ERROR
59	MCS2
60	MCS3/NPS

61	V _{CC}
62	V _{CC} UCS
63	LCS
64	PCS6/A2
65	PCS5/A1
66	PCS4
67	PCS3
68	PCS2
69	PCS1
70	V _{SS} PCS0
71	PCS0
72	<u>N.C.</u>
73	RES
74	TMR OUT 1
75	TMR OUT 0
76	TMR IN 1
77	TMR IN 0
78	DRQ1
79	DRQ0
80	V_{SS}

Pin names in parentheses apply to the 80C186EA/80L188EA.

1-100

4826175 O161957 454 **=**






Figure 7. Shrink Quad Flat Pack (SQFP) Pinout Diagram

NOTES:

- 1. XXXXXXXXD indicates the Intel FPO number.
- 2. Pin names in parentheses apply to the 80C188EA.

PACKAGE THERMAL SPECIFICATIONS

The 80C186EA/80L186EA is specified for operation when T_C (the case temperature) is within the range of 0°C to 85°C (PLCC package) or 0°C to 106°C (QFP-EIAJ) package. T_C may be measured in any environment to determine whether the processor is within the specified operating range. The case temperature must be measured at the center of the top surface.

 T_A (the ambient temperature) can be calculated from θ_{CA} (thermal resistance from the case to ambient) with the following equation:

$$T_A = T_C - P \times \theta_{CA}$$

Typical values for θ_{CA} at various airflows are given in Table 10.

P (the maximum power consumption, specified in watts) is calculated by using the maximum ICC as tabulated in the DC specifications and $V_{\rm CC}$ of 5.5V.

Table 10. Thermal Resistance (θ_{CA}) at Various Airflows (in °C/Watt)

		Airflow Linear ft/min (m/sec)						
	0 (0)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)	1000 (5.07)		
θ _{CA} (PLCC)	29	25	21	19	17	16.5		
θ _{CA} (QFP)	66	63	60.5	59	58	57		
θ _{CA} (SQFP)	70							

PRELIMINARY

4826175 0161958 390



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings*

Storage Temperature65°C to +150°C
Case Temperature under Bias65°C to +150°C
Supply Voltage with Respect
to V _{SS} 0.5V to +6.5V
Voltage on Other Pins with Respect
to V _{SS} 0.5V to V _{CC} + 0.5V

Recommended Connections

Power and ground connections must be made to multiple V_{CC} and V_{SS} pins. Every 80C186EA based circuit board should contain separate power (V_{CC}) and ground (V_{SS}) planes. All V_{CC} and V_{SS} pins **must** be connected to the appropriate plane. Pins identified as "N.C." must not be connected in the system. Decoupling capacitors should be placed near the processor. The value and type of decoupling capac-

NOTICE: This data sheet contains preliminary information on new products in production. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

itors is application and board layout dependent. The processor can cause transient power surges when its output buffers transition, particularly when connected to large capacitive loads.

Always connect any unused input pins to an appropriate signal level. In particular, unused interrupt pins (NMI, INT3:0) should be connected to V_{SS} to avoid unwanted interrupts. Leave any unused output pin or any "N.C." pin unconnected.



DC SPECIFICATIONS (80C186EA/80C188EA)

Symbol	Parameter	Min	Max	Units	Conditions
V _{CC}	Supply Voltage	4.5	5.5	٧.	
V _{IL}	Input Low Voltage for All Pins	-0.5	0.3 V _{CC}	٧	
V _{IH}	Input High Voltage for All Pins	0.7 V _{CC}	V _{CC} + 0.5	٧	
VoL	Output Low Voltage		0.45	٧	I _{OL} = 3 mA (min)
V _{OH}	Output High Voltage	V _{CC} - 0.5		٧	$I_{OH} = -2 \text{ mA (min)}$
V _{HYR}	Input Hysterisis on RESIN	0.30		V	
l _{IL1}	Input Leakage Current (except RD/QSMD, UCS, LCS, MCSO/PEREQ, MCS1/ERROR, LOCK and TEST/BUSY)		± 10	μΑ	0V ≤ V _{IN} ≤ V _{CC}
I _{IL2}	Input Leakage Current (RD/QSMD, UCS, LCS, MCS0/PEREQ, MCS1, ERROR, LOCK and TEST/BUSY	-275		μА	V _{IN} = 0.7 V _{CC} (Note 1)
loL	Output Leakage Current		±10	μΑ	0.45 ≤ V _{OUT} ≤ V _{CC} (Note 2)
loc	Supply Current Cold (RESET) 80C186EA25/80C188EA25 80C186EA20/80C188EA20 80C186EA13/80C188EA13		105 90 65	mA mA mA	(Notes 3, 5)
I _{ID}	Supply Current In Idle Mode 80C186EA25/80C188EA25 80C186EA20/80C188EA20 80C186EA13/80C188EA13		90 70 46	mA mA mA	(Note 5)
I _{PD}	Supply Current In Powerdown Mode 80C186EA25/80C188EA25 80C186EA20/80C188EA20 80C186EA13/80C188EA13	3	100 100 100	μΑ μΑ μΑ	(Note 5)
Cout	Output Pin Capacitance	0	15	pF	T _F = 1 MHz (Note 4)
CIN	Input Pin Capacitance	0	15	pF	T _F = 1 MHz

NOTES:

^{1.0000} RD/QSMD, UCS, ICS, MCS0/PEREQ, MCS1/ERROR, LOCK and TEST/BUSY have internal pullups that are only activated during RESET. Loading these pins above $I_{OL} = -275 \mu A$ will cause the processor to enter alternate modes of operation.

^{2.} Output pins are floated using HOLD or ONCE Mode.

^{3.} Measured at worst case temperature and V_{CC} with all outputs loaded as specified in the AC Test Conditions, and with the device in RESET (RESIN held low). RESET is worst case for I_{CC}.

^{4.} Output capacitance is the capacitive load of a floating output pin.

^{5.} Operating conditions for 25 MHz are 0°C to \pm 70°C, $V_{CC} = 5.0V \pm 10\%$.



DC SPECIFICATIONS (80L186EA/80L188EA)

Symbol	Parameter	Min	Max	Units	Conditions
V _{CC}	Supply Voltage	2.7	5.5	٧	
V _{IL}	Input Low Voltage for All Pins	-0.5	0.3 V _{CC}	V	
V _{IH}	Input High Voltage for All Pins	0.7 V _{CC}	V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 1.6 mA (min)
V _{OH}	Output High Voltage	V _{CC} - 0.5		V	$I_{OH} = -1 \text{ mA (min)}$
V _{HYR}	Input Hysterisis on RESIN	0.30		٧	
I _{IL1}	Input Leakage Current (except RD/QSMD, UCS, LCS, MCS0/PEREQ, MCS1, LOCK and TEST)		±10	μΑ	0V ≤ V _{IN} ≤ V _{CC}
I _{IL2}	Input Leakage Current (RD/QSMD, UCS, LCS, MCS0, MCS1, LOCK and TEST)	-275		μА	V _{IN} = 0.7 V _{CC} (Note 1)
¹ OL	Output Leakage Current		± 10	μΑ	0.45 ≤ V _{OUT} ≤ V _{CC} (Note 2)
I _{CC5}	Supply Current (RESET, 5.5V) 80L186EA-13 80L186EA-8		65 40	mA mA	(Note 3) (Note 3)
I _{CC3}	Supply Current (RESET, 2.7V) 80L186EA-13 80L186EA-8		34 20	mA mA	(Note 3)
I _{ID5}	Supply Current Idle (5.5V) 80L186EA-13 80L186EA-8		46 28	mA mA	
l _{ID5}	Supply Current Idle (2.7V) 80L186EA-13 80L186EA-8		24 14	mA mA	
I _{PD5}	Supply Current Powerdown (5.5V) 80L186EA-13 80L186EA-8		100 100	μ Α μ Α	
I _{PD3}	Supply Current Powerdown (2.7V) 80L186EA-13 80L186EA-8		50 50	μΑ μΑ	
C _{OUT}	Output Pin Capacitance	0	15	pF	T _F = 1 MHz (Note 4)
CIN	Input Pin Capacitance	0	15	pF	$T_F = 1 \text{ MHz}$

1-104

2. Output pins are floated using HOLD or ONCE Mode.

4. Output capacitance is the capacitive load of a floating output pin.

4826175 0161961 985

^{1.} RD/QSMD, UCS, LCS, MCSO, MCSO, LOCK and TEST have internal pullups that are only activated during RESET. Loading these pins above $I_{OL} = -275 \,\mu\text{A}$ will cause the processor to enter alternate modes of operation.

^{3.} Measured at worst case temperature and V_{CC} with all outputs loaded as specified in the AC Test Conditions, and with the device in RESET (RESIN held low).



ICC VERSUS FREQUENCY AND VOLTAGE

The current (I_{CC}) consumption of the processor is essentially composed of two components; I_{PD} and I_{CCS} .

 l_{PD} is the **quiescent** current that represents internal device leakage, and is measured with all inputs or floating outputs at GND or V_{CC} (no clock applied to the device). l_{PD} is equal to the Powerdown current and is typically less than 50 μA .

 I_{CCS} is the **switching** current used to charge and discharge parasitic device capacitance when changing logic levels. Since I_{CCS} is typically much greater than I_{PD} , I_{PD} can often be ignored when calculating I_{CC} .

 I_{CCS} is related to the voltage and frequency at which the device is operating. It is given by the formula:

Power =
$$V \times I = V^2 \times C_{DEV} \times f$$

 $\therefore I = I_{CC} = I_{CCS} = V \times C_{DEV} \times f$

Where: V = Device operating voltage (V_{CC})

C_{DEV} = Device capacitance f = Device operating frequency

 $I_{CCS} = I_{CC} = Device current$

Measuring C_{DEV} on a device like the 80C186EA would be difficult. Instead, C_{DEV} is calculated using the above formula by measuring I_{CC} at a known V_{CC} and frequency (see Table 11). Using this C_{DEV} value, I_{CC} can be calculated at any voltage and frequency within the specified operating range.

EXAMPLE: Calculate the typical I_{CC} when operating at 20 MHz. 4.8V.

$$I_{CC} = I_{CCS} = 4.8 \times 0.515 \times 20 \approx 49 \text{ mA}$$

PDTMR PIN DELAY CALCULATION

The PDTMR pin provides a delay between the assertion of NMI and the enabling of the internal clocks when exiting Powerdown. A delay is required only when using the on-chip oscillator to allow the crystal or resonator circuit time to stabilize.

80C186EA/80C188EA, 80L186EA/80L188EA

NOTE:

The PDTMR pin function does not apply when RESIN is asserted (i.e., a device reset during Powerdown is similar to a cold reset and RESIN must remain active until after the oscillator has stabilized).

To calculate the value of capacitor required to provide a desired delay, use the equation:

$$440 \times t = C_{PD}$$
 (5V, 25°C)

Where: t = desired delay in seconds

C_{PD} = capacitive load on PDTMR in microfarads

EXAMPLE: To get a delay of 300 μ s, a capacitor value of C_{PD} = 440 \times (300 \times 10⁻⁶) = 0.132 μ F is required. Round up to standard (available) capacitive values.

NOTE:

The above equation applies to delay times greater than 10 μs and will compute the **TYPICAL** capacitance needed to achieve the desired delay. A delay variance of +50% or -25% can occur due to temperature, voltage, and device process extremes. In general, higher V_{CC} and/or lower temperature will decrease delay time, while lower V_{CC} and/or higher temperature will increase delay time.

Table 11. CDEV Values

Table 11. ODEV values								
Parameter	Тур	Max	Units	Notes				
C _{DEV} (Device in Reset)	0.515	0.905	mA/V*MHz	1, 2				
C _{DEV} (Device in Idle)	0.391	0.635	mA/V*MHz	1, 2				

^{1.} Max C_{DEV} is calculated at -40° C, all floating outputs driven to V_{CC} or GND, and all outputs loaded to 50 pF (including CLKOUT and OSCOUT).

Typical C_{DEV} is calculated at 25°C with all outputs loaded to 50 pF except CLKOUT and OSCOUT, which are not loaded.



AC SPECIFICATIONS

AC Characteristics—80C186EA25/80C186EA20/80C186EA13

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
INPUT C	LOCK	25 MHz ⁽¹²⁾ 20 MHz 13 MHz			•				
Tբ	CLKIN Frequency	0	50	0	40	0	26	MHz	1
T _C	CLKIN Period	20	∞	25	∞	38.5	∞	ns	1
TCH	CLKIN High Time	10	∞	10	∞	12	∞	ns	1, 2
T _{CL}	CLKIN Low Time	10	∞	10	∞	12	∞	ns	1, 2
TCR	CLKIN Rise Time	1	8	1	8	1	8	ns	1, 3
T _{CF}	CLKIN Fall Time	1	8	1	8	1	8	ns	1, 3
OUTPUT	CLOCK								
T _{CD}	CLKIN to CLKOUT Delay	0	15	0	17	0	23	ns	1, 4
T	CLKOUT Period		2T _C		2*TC		2*TC	ns .	1
T _{PH}	CLKOUT High Time	(T/2) - 5	-	(T/2) - 5	-	(T/2) - 5		ns	1
TPL	CLKOUT Low Time	(T/2) - 5		(T/2) - 5		(T/2) - 5		ns	1
TPR	CLKOUT Rise Time	1	6	1	6	1	6	ns	1,5
T _{PF}	CLKOUT Fall Time	1	6	1	6	1	6	ns	1, 5
OUTPUT	DELAYS								
T _{CHOV1}	ALE, <u>S2:0</u> , <u>DEN</u> , <u>DT/R</u> , BHE, (<u>RFSH</u>), <u>LOCK</u> , A19:16	3	20	3	22	3	25	ns	1, 4, 6, 7
T _{CHOV2}	MCS3:0, LCS, UCS, PCS6:0, NCS, RD, WR	3	25	3	27	3	30	ns	1, 4, 6, 8
T _{CLOV1}	BHE (RFSH), DEN, LOCK, RESOUT, HLDA, TOOUT, T1OUT, A19:16	3	20	3	22	3	25	ns	1, 4, 6
T _{CLOV2}	RD, WR, MCS3:0, LCS, UCS, PCS6:0, AD15:0 (A15:8, AD7:0), NCS, INTA1:0, S2:0	3	25	3	27	3	30	ns	1, 4, 6
Тсноғ	RD, WR, BHE (RFSH), DT/R, LOCK, S2:0, A19:16	0	25	0	25	0	25	ns	1
T _{CLOF}	DEN, AD15:0 (A15:8, AD7:0)	0	25	0	25	0	25	ns	1



AC SPECIFICATIONS (Continued)

AC Characteristics—80C186EA25/80C186EA20/80C186EA13

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
SYNCHRONOUS INPUTS		25 M	Hz(12)	20	MHz	13 MHz			
T _{CHIS}	TEST, NMI, INT3:0, T1:0IN, ARDY	8		10		10		ns	1, 9
T _{CHIH}	TEST, NMI, INT3:0, T1:0IN, ARDY	3		3		3		ns	1, 9
T _{CLIS}	AD15:0 (AD7:0), ARDY, SRDY, DRQ1:0	10		10		10		ns	1, 10
T _{CLIH}	AD15:0 (AD7:0), ARDY, SRDY, DRQ1:0	3		3		3		ns	1, 10
T _{CLIS}	HOLD, PEREQ, ERROR (80C186EA Only)	10		10		10		ns	1, 9
T _{CLIH}	HOLD, PEREQ, ERROR (80C186EA Only)	3		3		3		ns	1, 9
T _{CLIS}	RESIN (to CLKIN)	10		10		10		ns	1, 9
T _{CLIH}	RESIN (from CLKIN)	3		3		3		ns	1, 9

NOTES:

- 1. See AC Timing Waveforms, for waveforms and definition.
- 2. Measured at VIH for high time, VIL for low time.
- 3. Only required to guarantee ICC. Maximum limits are bounded by TC, TCH and TCL.
- 4. Specified for a 50 pF load, see Figure 13 for capacitive derating information.
- 5. Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.
- 6. See Figure 14 for rise and fall times.
- 7. T_{CHOV1} applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release.
- 8. T_{CHOV2} applies to RD and WR only after a HOLD release.
- 9. Setup and Hold are required to guarantee recognition.
- 10. Setup and Hold are required for proper operation.
 11. T_{CHOVS} applies to BHE (RFSH) and A19:16 only after a HOLD release.
- 12. Operating conditions for 25 MHz are 0°C to +70°C, $V_{CC} = 5.0V \pm 10$ %.
- Pin names in parentheses apply to the 80C188EA/80L188EA.



AC SPECIFICATIONS

AC Characteristics—80L186EA13/80L186EA8

Symbol	Parameter	Min	Max	Min	Max	Units	Notes
INPUT CLOCK		13 MF	łz	8 MH	z		•
T _F	CLKIN Frequency	0	26	0	16	MHz	1
T _C	CLKIN Period	38.5	∞	62.5	∞	ns	1
T _{CH}	CLKIN High Time	12	∞	12	∞	ns	1, 2
T _{CL}	CLKIN Low Time	12	∞	12	∞	ns	1, 2
T _{CR}	CLKIN Rise Time	1	8	1	8	ns	1,3
T _{CF}	CLKIN Fall Time	1	8	1	8	ns	1, 3
OUTPUT	CLOCK						
T _{CD}	CLKIN to CLKOUT Delay	0	45	0	95	ns	1, 4
Т	CLKOUT Period		2*TC		2*T _C	ns	1
T _{PH}	CLKOUT High Time	(T/2) - 5		(T/2) - 5	-	ns	1
T _{PL}	CLKOUT Low Time	(T/2) - 5		(T/2) - 5		ns	1
T _{PR}	CLKOUT Rise Time	1	12	1	12	ns	1, 5
T _{PF}	CLKOUT Fall Time	1	12	1	12	ns	1, 5
OUTPUT	DELAYS		.,				
T _{CHOV1}	ALE, LOCK	3	27	3	27	ns	1, 4, 6, 7
T _{CHOV2}	MCS3:0, LCS, UCS, PCS6:0, RD, WR	3	32	3	32	пѕ	1, 4, 6, 8
ТСНОУЗ	S2:0 (DEN), DT/R, BHE (RFSH), A19:16	3	30	3	30	ns	1
T _{CLOV1}	LOCK, RESOUT, HLDA, TOOUT, T1OUT	3	27	3	27	ns	1, 4, 6
T _{CLOV2}	RD, WR, MCS3:0, LCS, UCS, PCS6:0, INTA1:0	3	32	3	35	ns	1, 4, 6
T _{CLOV3}	BHE (RFSH), DEN, A19:16	3	30	3	30	ns	1, 4, 6
T _{CLOV4}	AD15:0 (A15:8, AD7:0)	3	34	3	35	ns	1, 4, 6
T _{CLOV5}	S2:0	3	38	3	40	ns	1, 4, 6
T _{CHOF}	RD, WR, BHE (RFSH), DT/R, LOCK, S2:0, A19:16	0	27	0	27	ns	1
T _{CLOF}	DEN, AD15:0 (A15:8, AD7:0)	0	27	0	27	ns	1

NOTES:

- 1. See AC Timing Waveforms, for waveforms and definition.
- 2. Measured at VIH for high time, VIL for low time.
- 3. Only required to guarantee ICC. Maximum limits are bounded by TC, TCH and TCL.
- 4. Specified for a 50 pF load, see Figure 13 for capacitive derating information.
 5. Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.
- 6. See Figure 14 for rise and fall times
- 7. T_{CHOV1} applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release.
- 8. T_{CHOV2} applies to RD and WR only after a HOLD release.
- 9. Setup and Hold are required to guarantee recognition.
- 10. Setup and Hold are required for proper operation.
- 11. T_{CHOVS} applies to BHE (RFSH) and A19:16 only after a HOLD release.
- 12. Pin names in parentheses apply to the 80C188EA/80L188EA.

1-108

■ 4826175 0161965 520 ■



AC SPECIFICATIONS

AC Characteristics—80L186EA13/80L186EA8

Symbol	Parameter	Min	Max	Min	Max	Units	Notes
SYNCHRONOUS INPUTS		13 MHz		8 MHz			
T _{CHIS}	TEST, NMI, INT3:0, T1:0IN, ARDY	22		22		ns	1, 9
ТСНІН	TEST, NMI, INT3:0, T1:0IN, ARDY	3		3		ns	1, 9
T _{CLIS}	AD15:0 (AD7:0), ARDY, SRDY, DRQ1:0	22		22		ns	1, 10
T _{CLIH}	AD15:0 (AD7:0), ARDY, SRDY, DRQ1:0	3		3		ns	1, 10
T _{CLIS}	HOLD	22		22		ns	1, 9
T _{CLIH}	HOLD	3		3		ns	1, 9
T _{CLIS}	RESIN (to CLKIN)	22		22		ns	1, 9
T _{CLIH}	RESIN (from CLKIN)	3		3		ns	1, 9

NOTES:

- 1. See AC Timing Waveforms, for waveforms and definition.
- 2. Measured at VIH for high time, VIL for low time.
- 3. Only required to guarantee I_{CC}. Maximum limits are bounded by T_C, T_{CH} and T_{CL}.
- 4. Specified for a 50 pF load, see Figure 13 for capacitive derating information.5. Specified for a 50 pF load, see Figure 14 for rise and fall times outside 50 pF.
- 6. See Figure 14 for rise and fall times.
- 7. T_{CHOV1} applies to BHE (RFSH), LOCK and A19:16 only after a HOLD release. 8. T_{CHOV2} applies to RD and WR only after a HOLD release.
- 9. Setup and Hold are required to guarantee recognition.
- 10. Setup and Hold are required for proper operation.
- 11. T_{CHOVS} applies to BHE (RFSH) and A19:16 only after a HOLD release.
- 12. Pin names in parentheses apply to the 80C188EA/80L188EA.



AC SPECIFICATIONS (Continued)

Relative Timings (80C186EA25/20/13, 80L186EA13/8)

Symbol	Parameter	Min	Max	Unit	Notes
RELATIVE	TIMINGS				
TLHLL	ALE Rising to ALE Falling	T — 15		ns	
T _{AVLL}	Address Valid to ALE Falling	¹⁄₂T — 10		ns	
T _{PLLL}	Chip Selects Valid to ALE Falling	½T - 10		ns	1
T _{LLAX}	Address Hold from ALE Falling	½T - 10		ns	
TLLWL	ALE Falling to WR Falling	½T — 15		ns	1 .
T _{LLRL}	ALE Falling to RD Falling	½T – 15		ns	1
TRHLH	RD Rising to ALE Rising	½T - 10		ns	1
TWHLH	WR Rising to ALE Rising	½T - 10		ns	1
TAFRL	Address Float to RD Falling	0		ns	
T _{RLRH}	RD Falling to RD Rising	(2*T) - 5		ns	2
T _{WLWH}	WR Falling to WR Rising	(2*T) - 5		ns	2
T _{RHAV}	RD Rising to Address Active	T - 15		ns	
T _{WHDX}	Output Data Hold after WR Rising	T — 15		ns	
T _{WHDEX}	WR Rising to DEN Rising	⅓T − 10		ns	1
T _{WHPH}	WR Rising to Chip Select Rising	⅓T − 10		ns	1, 4
T _{RHPH}	RD Rising to Chip Select Rising	¹⁄₂T − 10		ns	1, 4
T _{PHPL}	CS Inactive to CS Active	¹⁄₂T − 10		ns	1
T _{DXDL}	DEN Inactive to DT/R Low	0		ns	5
Tovrh	ONCE (UCS, LCS) Active to RESIN Rising	T		ns	3
T _{RHOX}	ONCE (UCS, LCS) to RESIN Rising	Т		ns	3

NOTES:


- 1. Assumes equal loading on both pins.
- 2. Can be extended using wait states.
- 3. Not tested.
- 4. Not applicable to latched A2:1. These signals change only on falling T1.
- 5. For write cycle followed by read cycle.
- 6. Operating conditions for 25 MHz are 0°C to +70°C, $V_{CC} = 5.0V \pm 10$ %.



AC TEST CONDITIONS

The AC specifications are tested with the 50 pF load shown in Figure 8. See the Derating Curves section to see how timings vary with load capacitance.

Specifications are measured at the $V_{\rm CC}/2$ crossing point, unless otherwise specified. See AC Timing Waveforms, for AC specification definitions, test pins, and illustrations.



80C186EA/80C188EA, 80L186EA/80L188EA

Figure 8. AC Test Load

AC TIMING WAVEFORMS




Figure 9. Input and Output Clock Waveform






Figure 10. Output Delay and Float Waveform




Figure 11. Input Setup and Hold






Figure 12. Relative Signal Waveform

PRELIMINARY

4826175 0161970 998 🗪



DERATING CURVES




Figure 13. Typical Output Delay Variations
Versus Load Capacitance

RESET

The processor performs a reset operation any time the RESIN pin is active. The RESIN pin is actually synchronized before it is presented internally, which means that the clock must be operating before a reset can take effect. From a power-on state, RESIN must be held active (low) in order to guarantee correct initialization of the processor. Failure to provide RESIN while the device is powering up will result in unspecified operation of the device.

Figure 15 shows the correct reset sequence when first applying power to the processor. An external clock connected to CLKIN must not exceed the V_{CC} threshold being applied to the processor. This is normally not a problem if the clock driver is supplied with the same V_{CC} that supplies the processor. When attaching a crystal to the device, $\overline{\text{RESIN}}$ must remain active until both V_{CC} and CLKOUT are stable (the length of time is application specific and depends on the startup characteristics of the crystal circuit). The $\overline{\text{RESIN}}$ pin is designed to operate correctly using an RC reset circuit, but the designer




Figure 14. Typical Rise and Fall Variations
Versus Load Capacitance

must ensure that the ramp time for V_{CC} is not so long that \overline{RESIN} is never really sampled at a logic low level when V_{CC} reaches minimum operating conditions.

Figure 16 shows the timing sequence when $\overline{\text{RESIN}}$ is applied after V_{CC} is stable and the device has been operating. Note that a reset will terminate all activity and return the processor to a known operating state. Any bus operation that is in progress at the time $\overline{\text{RESIN}}$ is asserted will terminate immediately (note that most control signals will be driven to their inactive state first before floating).

While RESIN is active, signals RD/QSMD, UCS, LCS, MCS0/PEREQ, MCS1/ERROR, LOCK, and TEST/BUSY are configured as inputs and weakly held high by internal pullup transistors. Forcing UCS and LCS low selects ONCE Mode. Forcing QSMD low selects Queue Status Mode. Forcing TEST/BUSY high at reset and low four clocks later enables Numerics Mode. Forcing LOCK low is prohibited and results in unspecified operation.






Figure 15. Powerup Reset Waveforms

PRELIMINARY

■ 4826175 0161972 760 **■**






Figure 16. Warm Reset Waveforms

■ 4826175 D161973 6T7 ■



BUS CYCLE WAVEFORMS

Figures 17 through 23 present the various bus cycles that are generated by the processor. What is shown in the figure is the relationship of the various bus signals to CLKOUT. These figures along with the information present in **AC Specifications** allow the user to determine all the critical timing analysis needed for a given application.




Figure 17. Read, Fetch and Refresh Cycle Waveform

PRELIMINARY

4826175 0161974 533 📟






Figure 18. Write Cycle Waveform

■ 4826175 D161975 47T **■**






Figure 19. Halt Cycle Waveform






Figure 20. INTA Cycle Waveform

4826175 0161977 242






Figure 21. HOLD/HLDA Waveform

PRELIMINARY

4826175 0161978 189 🖿






Figure 22. DRAM Refresh Cycle During Hold Acknowledge

■ 4826175 O161979 O15 **■**






Figure 23. Ready Waveform

PRELIMINARY

- 4826175 0161980 837 **-**



80C186EA/80C188EA EXECUTION TIMINGS

A determination of program exeuction timing must consider the bus cycles necessary to prefetch instructions as well as the number of execution unit cycles necessary to execute instructions. The following instruction timings represent the **minimum** execution time in clock cycle for each instruction. The timings given are based on the following assumptions:

- The opcode, along with any data or displacement required for execution of a particular instruction, has been prefetched and resides in the queue at the time it is needed.
- No wait states or bus HOLDs occur.
- All word-data is located on even-address boundaries. (80C186EA only)

All jumps and calls include the time required to fetch the opcode of the next instruction at the destination address. All instructions which involve memory accesses can require one or two additional clocks above the minimum timings shown due to the asynchronous handshake between the bus interface unit (BIU) and execution unit.

With a 16-bit BIU, the 80C186EA has sufficient bus performance to endure that an adequate number of prefetched bytes will reside in the queue (6 bytes) most of the time. Therefore, actual program exeuction time will not be substanially greater than that derived from adding the instruction timings shown.

The 80C188EA 8-bit BIU is limited in its performance relative to the execution unit. A sufficient number of prefetched bytes may not reside in the prefetch queue (4 bytes) much of the time. Therefore, actual program execution time will be substantially greater than that derived from adding the instruction timings shown.




INSTRUCTION SET SUMMARY

Function		For	mat		80C186EA Clock Cycles	80C188EA Clock Cycles	Comments
DATA TRANSFER MOV = Move:					.,		
Register to Register/Memory	1000100w	mod reg r/m			2/12	2/12*	
Register/memory to register	1000101w	mod reg r/m			2/9	2/9	
Immediate to register/memory	1100011w	mod 000 r/m	data	data if w = 1	12-13	12-13	8/16-bit
Immediate to register	1011w reg	data	data if w = 1]	3-4	3-4	8/16-bit
Memory to accumulator	1010000w	addr-low	addr-high	1	8	8*	
Accumulator to memory	1010001w	addr-low	addr-high]	9	9*	}
Register/memory to segment register	10001110	mod 0 reg r/m			2/9	2/13	
Segment register to register/memory	10001100	mod 0 reg r/m			2/11	2/15	
PUSH = Push:							
Memory	11111111	mod 1 1 0 r/m			16	20	
Register	01010 reg				10	14	
Segment register	000 reg 110				9	13	
innedale :	01101080	deta	data if s=0		10	14	
PUBLIA = Popin AII POP = Pop:	01100000				16	60	
Memory	10001111	mod 0 0 0 r/m			20	24	
Register	01011 reg				10	14	ļ
Segment register	000 reg 1 1 1	(reg≠01)			8	12	
POPA - POPA	01100001				51	· 83	
					6		
XCHG = Exchange: Register/memory with register	1000011w	mod reg r/m			4/17	4/17*	
Register with accumulator	1 0 0 1 0 reg]			3	3	
IN = Input from:		J					
Fixed port	1110010w	port			10	10*	1
Variable port	1110110w				8	7*	
OUT = Output to:		·					
Fixed port	1110011w	port			9	9*	
Variable port	1110111w				7	7*	
XLAT = Translate byte to AL	11010111				11	15	
LEA = Load EA to register	10001101	mod reg r/m			6	6	
LDS = Load pointer to DS	11000101	mod reg r/m	(mod≠11)		18	26	
LES = Load pointer to ES	11000100	mod reg r/m	(mod≠11)		18	26	
		1			2	2	
LAHF = Load AH with flags	10011111	J				1	
LAHF = Load AH with flags SAHF = Store AH into flags	10011111]			3	3	
-]]]			3 9	3 13	

Shaded areas indicate instructions not available in 8086/8088 microsystems.

NOTE:

PRELIMINARY



^{*}Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

80C186EA/80C188EA, 80L186EA/80L188EA



INSTRUCTION SET SUMMARY (Continued)

Function	Format					80C188EA Clock Cycles	Comments
DATA TRANSFER (Continued)							
SEGMENT = Segment Override: CS	00101110]			2	2	
ss	00110110]			2	2	
DS .	00111110]]					
]			2	2	
ES ARITHMETIC	00100110	J			2	2	
ADD = Add:							
Reg/memory with register to either	00000dw	mod reg r/m			3/10	3/10*	
Immediate to register/memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	4/16	4/16*	
Immediate to accumulator	0000010w	data	data if w=1		3/4	3/4	8/16-bit
ADC = Add with carry:							
Reg/memory with register to either	000100dw	mod reg r/m			3/10	3/10*	
Immediate to register/memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01	4/16	4/16*	
Immediate to accumulator	0001010w	data	data if w = 1		3/4	3/4	8/16-bit
INC = Increment:		,					
Register/memory	1111111w	mod 0 0 0 r/m			3/15	3/15*	
Register	01000 reg				3	3	
SUB = Subtract:							
Reg/memory and register to either	001010dw	mod reg r/m			3/10	3/10°	
Immediate from register/memory	100000sw	mod 1 0 1 r/m	data	data if s w = 01	4/16	4/16°	
Immediate from accumulator	0010110w	data	data if w = 1		3/4	3/4	8/16-bit
SBB - Subtract with borrow:							
Reg/memory and register to either	000110dw	mod reg r/m			3/10	3/10*	
immediate from register/memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01	4/16	4/16*	
Immediate from accumulator	0001110w	data	data if w = 1		3/4	3/4*	8/16-bit
DEC = Decrement							
Register/memory	1111111w	mod 0 0 1 r/m			3/15	3/15*	
Register	01001 reg				3	3	
CMP = Compare:							
Register/memory with register	0011101w	mod reg r/m			3/10	3/10*	
Register with register/memory	0011100w	mod reg r/m			3/10	3/10*	
Immediate with register/memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01	3/10	3/10"	
Immediate with accumulator	0011110w	data	data if w = 1		3/4	3/4	8/16-bit
NEG = Change sign register/memory	1111011w	mod 0 1 1 r/m			3/10*	3/10°	
AAA = ASCII adjust for add	00110111				8	8	
DAA = Decimal adjust for add	00100111				4	4	
AAS = ASCII adjust for subtract	00111111				7	7	
DAS = Decimal adjust for subtract	00101111				4	4	
MUL = Multiply (unsigned):	1111011w	mod 100 r/m					
Register-Byte					26-28	26-28	
Register-Word Memory-Byte					35-37 32-34	35-37 32-34	
Memory-Word					41-43	41-48	

Shaded areas indicate instructions not available in 8086/8088 microsystems.

NOTE:

*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

1-126

4826175 0161983 546 📟



INSTRUCTION SET SUMMARY (Continued)

Function	Format				80C186EA Clock Cycles	80C188EA Clock Cycles	Comments
ARITHMETIC (Continued)							
IMUL = Integer multiply (signed):	1111011w	mod 1 0 1 r/m			05.00	05.00	
Register-Byte Register-Word					25-28 34-37	25-28 34-37	
Memory-Byte					31-34	32-34	
Memory-Word					40-43	40-43*	er tegrisket på trok
MUL — Integer Immediate multiply (signed)	01101081	mod reg r/m	deta	cteteils≕0	22-25 29-32	22-25 29-32	
DIV = Divide (unsigned):	1111011w	mod 1 1 0 r/m					
Register-Byte					29 38	29 38	
Register-Word Memory-Byte					35	35	
Memory-Word					44	44*	
IDIV = Integer divide (signed):	1111011w	mod 1 1 1 r/m					
Register-Byte Register-Word					44-52 53-61	44-52 53-61	
Memory-Byte					50-58	50-58	
Memory-Word					59-67	59-67*	
AAM = ASCII adjust for multiply	11010100	00001010			19	19	
AAD = ASCII adjust for divide	11010101	00001010			15	15	
CBW = Convert byte to word	10011000	,			2	2	
CWD = Convert word to double word	10011001				4	4	
LOGIC Shift/Rotate Instructions:							
Register/Memory by 1	1101000w	mod TTT r/m			2/15	2/15	
Register/Memory by CL	1101001w	mod TTT r/m			5+n/17+n	5+n/17+n	
Register/Memory by Count	1100000w	mod TTT r/m	oount		5+n/17+n	5+n/17+n	
		TTT Instruction					}
		0 0 0 ROL 0 0 1 ROR					
		010 RGL			ŀ		
		011 RCR]	
		100 SHL/SAL 101 SHR					
		111 SAR					
AND = And: Reg/memory and register to either	001000dw	mod reg r/m			3/10	3/10*	
Immediate to register/memory	1000000w	mod 1 0 0 r/m	data	data if w = 1	4/16	4/16*	
Immediate to accumulator	0010010w	data	data if w = 1]	3/4	3/4*	8/16-bit
TEST = And function to flags, no resul	+ -			,			
Register/memory and register	1000010w	mod reg r/m			3/10	3/10*	
Immediate data and register/memory	1111011w	mod 0 0 0 r/m	data	data if w= 1	4/10	4/10*	
Immediate data and accumulator	1010100w	data	data if w = 1]	3/4	3/4	8/16-bit
OR = Or:							
Reg/memory and register to either	000010dw	mod reg r/m			3/10	3/10*	
Immediate to register/memory	1000000w	mod 0 0 1 r/m	data	data if w = 1	4/16	4/16"	
Immediate to accumulator	0000110w	data	data if w = 1]	3/4	3/4*	8/16-bit

Shaded areas indicate instructions not available in 8086/8088 microsystems.

*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

PRELIMINARY 🖿 4826175 0161984 482 📟 .

80C186EA/80C188EA, 80L186EA/80L188EA



INSTRUCTION SET SUMMARY (Continued)

Function		Fo	ermat		80C186EA Clock Cycles	80C188EA Clock Cycles	Comments
LOGIC (Continued) XOR = Exclusive or:							
Reg/memory and register to either	001100dw	mod reg r/m]		3/10	3/10*	
Immediate to register/memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	4/16	4/16*	
Immediate to accumulator	0011010w	data	data if w = 1	j	3/4	3/4	8/16-bit
NOT = Invert register/memory	1111011w	mod 0 1 0 r/m		•	3/10	3/10*	
STRING MANIPULATION		1	•				
MOVS = Move byte/word	1010010w]			14	14*	
CMPS = Compare byte/word	1010011w]			22	22*	
SCAS = Scan byte/word	1010111w]			15	15*	
LODS = Load byte/wd to AL/AX	1010110w]			12	12*	
STOS = Store byte/wd from AL/AX	1010101w				10	10*	
IMS = Input byte/wd from DX port	0110110w				in group	14	lagija po sebj Oliji iz seboroma
OUTS - Output byte/wd to DX port	0110111w				14	1.4	
Repeated by count in CX (REP/REPE/F	REPZ/REPNE/REPN	IZ)					
MOVS = Move string	11110010	1010010w			8+8n	8 + 8n*	
CMPS = Compare string	1111001z	1010011w			5 + 22n	5+22n	
SCAS = Scan string	1111001z	1010111w			5+15n	5 + 15n*	
LODS = Load string	11110010	1010110w			6 + 11n	6+11n*	
STOS = Store string	11110010	1010101w			6+9n	6+9n*	
MIS = Input string	11110010	0110110w		aplak, Kili	8 + 6n	8+8n*	antania ji ji
OUTS - Output string	11110010	0110111w			8+8n	84-8n*	
CONTROL TRANSFER	1		1	(a) (a) (a) (b) (b)	with the	19 T CO 1	Pro Maria
CALL = Call:							
Direct within segment	11101000	disp-low	disp-high		15	19	
Register/memory indirect within segment	1111111	mod 0 1 0 r/m			13/19	17/27	
Direct intersegment	10011010	segmer	nt offset		23	31	
		segment	selector				
Indirect intersegment	11111111	mod 0 1 1 r/m	(mod ≠ 11)		38	54	
JMP = Unconditional jump:			,				
Short/long	11101011	disp-low		·	14	14	
Direct within segment	11101001	disp-low	disp-high		14	14	
Register/memory indirect within segment	11111111	mod 1 0 0 r/m	· •		11/17	11/21	
Direct intersegment	11101010	segmer	nt offset		14	14	
		segment	selector				
Indirect intersegment	11111111	mod 1 0 1 r/m	(mod ≠ 11)		26	34	
			,			04	

Shaded areas indicate instructions not available in 8086/8088 microsystems.

NOTE:

1-128 #826175 0161985 319

^{*}Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.



INSTRUCTION SET SUMMARY (Continued)

Function		Format			80C186EA Clock Cycles	80C188EA Clock Cycles	Comments
CONTROL TRANSFER (Continued) RET = Return from CALL:							
Within segment	11000011				16	20	
Within seg adding immed to SP	11000010	data-low	data-high]	18	22	
Intersegment	11001011				22	30	
Intersegment adding immediate to SP	11001010	data-low	data-high]	25	33	
JE/JZ = Jump on equal/zero	01110100	disp		-	4/13	4/13	JMP not
JL/JNGE = Jump on less/not greater or equal	01111100	disp			4/13	4/13	taken/JMP taken
JLE/JNG = Jump on less or equal/not greater	01111110	disp			4/13	4/13	laner
JB/JNAE = Jump on below/not above or equal	01110010	disp			4/13	4/13	
JBE/JNA = Jump on below or equal/not above	01110110	disp			4/13	4/13	
JP/JPE = Jump on parity/parity even	01111010	disp			4/13	4/13	
JO = Jump on overflow	01110000	disp			4/13	4/13	
JS = Jump on sign	01111000	disp			4/13	4/13	
JNE/JNZ = Jump on not equal/not zero	01110101	disp			4/13	4/13	
JNL/JGE = Jump on not less/greater or equal	01111101	disp			4/13	4/13	
JNLE/JG = Jump on not less or equal/greater	01111111	disp			4/13	4/13	
JNB/JAE = Jump on not below/above or equal	01110011	disp			4/13	4/13	
JNBE/JA = Jump on not below or equal/above	01110111	disp			4/13	4/13	
JNP/JPO = Jump on not par/par odd	01111011	disp			4/13	4/13	
JNO = Jump on not overflow	01110001	disp			4/13	4/13	
JNS = Jump on not sign	01111001	disp			4/13	4/13	
JCXZ = Jump on CX zero	11100011	disp]		5/15	5/15	
LOOP = Loop CX times	11100010	disp]		6/16	6/16	LOOP not
LOOPZ/LOOPE = Loop while zero/equal	11100001	disp]		6/16	6/16	taken/LOOP taken
LOOPNZ/LOOPNE = Loop while not zero/equal	11100000	disp			6/16	6/16	
Elitar = Enter Procedure	11001000	data-low	data-high	T L			
CHO PER CONTRACTOR					. 15	10	
					25 22+16(n-1)	29 26+20(n-1)	
LEAVE - Lauve Procedure	11001001				8	•	
INT = Interrupt:			1				
Type specified	11001101	type	J		47	47	
Туре 3	11001100				45	45	if INT. taken/ if INT. not
INTO = Interrupt on overflow	11001110				48/4	48/4	taken
IRET = Interrupt return	11001111				28	28	
BOUND - Detect value out of range	01100010	mod reg r/m			99-35	33-35	

Shaded areas indicate instructions not available in 8086/8088 microsystems.

NOTE

PRELIMINARY

4826175 0161986 255

^{*}Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.



INSTRUCTION SET SUMMARY (Continued)

Function	Format	80C186EA Clock Cycles	80C188EA Clock Cycles	Comments
PROCESSOR CONTROL				
CLC = Clear carry	11111000	2	2	
CMC = Complement carry	11110101	2	2	
STC = Set carry	11111001	2	2	1
CLD = Clear direction	1111100	2	2	į
STD = Set direction	1111101	2	2	
CLI = Clear interrupt	11111010	2	2	
STI = Set interrupt	11111011	2	2	
HLT = Halt	11110100	2	2	
WAIT = Wait	10011011	6	6	if TEST = 0
LOCK = Bus lock prefix	11110000	2	2	
NOP = No Operation	10010000	3	3	
	(TTT LLL are opcode to processor extension)			

Shaded areas indicate instructions not available in 8086/8088 microsystems.

NOTE:

*Clock cycles shown for byte transfers. For word operations, add 4 clock cycles for all memory transfers.

The Effective Address (EA) of the memory operand is computed according to the mod and r/m fields:

if mod	=	11 then r/m is treated as a REG field
if mod	=	00 then DISP = 0*, disp-low and disp
		high are absent
if mod	=	01 then DISP = disp-low sign-ex-
		tended to 16-bits, disp-high is absent
if mod	=	10 then DISP = disp-high: disp-low
if r/m	=	000 then $EA = (BX) + (SI) + DISP$
if r/m	==	001 then EA = $(BX) + (DI) + DISP$
if r/m	=	010 then $EA = (BP) + (SI) + DISP$
if r/m	=	011 then EA = $(BP) + (DI) + DISP$
if r/m	=	100 then EA = (SI) + DISP

101 then EA = (DI) + DISPif r/m if r/m 110 then EA = (BP) + DISP* 111 then EA = (BX) + DISP if r/m

DISP follows 2nd byte of instruction (before data if required)

*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.

EA calculation time is 4 clock cycles for all modes, and is included in the execution times given whenever appropriate.

Segment Override Prefix

	J					
0	0	1	reg	1	1	0

reg is assigned according to the following:

Ū	Segment
reg	Register
00	ES
01	CS
10	SS
11	ne

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0
000 AX	000 AL
001 CX	001 CL
010 DX	010 DL
011 BX	011 BL
100 SP	100 AH
101 BP	101 CH
110 SI	110 DH
111 DI	111 BH

The physical addresses of all operands addressed by the BP register are computed using the SS segment register. The physical addresses of the destination operands of the string primitive operations (those addressed by the DI register) are computed using the ES segment, which may not be overridden.



REVISION HISTORY

Intel 80C186EA/80L186EA devices are marked with a 9-character alphanumeric Intel FPO number underneath the product number. This data sheet update is valid for devices with an "A", "B", "C", "D", or "E" as the ninth character in the FPO number, as illustrated in Figure 5 for the 68-lead PLCC package, Figure 6 for the 84-lead QFP (EIAJ) package, and Figure 7 for the 80-lead SQFP device. Such devices may also be identified by reading a value of 01H, 02H, 03H from the STEPID register.

This data sheet replaces the following data sheets:

272019-002—80C186EA 272020-002—80C188EA 272021-002—80L186EA 272022-002—80L188EA 272307-001—SB80C186EA/SB80L186EA 272308-001—SB80C188EA/SB80L188EA

ERRATA

An 80C186EA/80L186EA with a STEPID value of 01H or 02H has the following known errata. A device with a STEPID of 01H or 02H can be visually identified by noting the presence of an "A", "B", or "C" alpha character, next to the FPO number. The FPO number location is shown in Figures 5, 6, and 7.

 An internal condition with the interrupt controller can cause no acknowledge cycle on the INTA1 line in response to INT1. This errata only occurs when Interrupt 1 is configured in cascade mode and a higher priority interrupt exists. This errata will not occur consistantly, it is dependent on interrupt timing.

An 80C186EA/80L186EA with a STEPID value of 03H has no known errata. A device with a STEPID of 03H can be visually identified by noting the presence of a "D" or "E" alpha character next to the FPO number. The FPO number location is shown in Figures 5, 6, and 7.